# M95M01-R

1 Mbit serial SPI bus EEPROM with high speed clock

Features

- ■ Compatible with SPI bus serial interface (Positive Clock SPI modes)
- ■ Schmitt trigger inputs for enhanced noise margin
- ■ Single supply voltage: 1.8 V to 5.5 V
- ■ High speed
  - – 5 MHz clock rate
  - – 5 ms Write time
- ■ Status Register
- ■ Hardware Protection of the Status Register
- ■ Byte and Page Write (up to 256 bytes)
- ■ Self-timed programming cycle
- ■ Adjustable size read-only EEPROM area
- ■ Enhanced ESD Protection
- ■ More than 1 000 000 Write cycles
- ■ More than 40-year data retention
- ■ Packages
  - – ECOPACK® (RoHS compliant)

SO8N (MN)
150 mils width

SO8W (MW)
208 mils width

Contents

List of tables

List of figures

1 Description

The M95M01-R is an electrically erasable programmable memory (EEPROM) device. It is accessed by a high speed SPI-compatible bus. The memory array is organized as 131 072 × 8 bit. It can also be seen as 512 pages of 256 bytes each.

The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in *Table 1* and *Figure 1*.

The device is selected when Chip Select ($\overline{S}$) is taken Low. Communications with the device can be interrupted using Hold ($\overline{HOLD}$).

In order to meet environmental requirements, ST offers the M95M01-R in ECOPACK® packages. ECOPACK® packages are Lead-free and RoHS compliant.

ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com*.

Figure 1. Logic diagram

Table 1. Signal names

Signal name	Function	Direction
C	Serial Clock	Input
D	Serial Data Input	Input
Q	Serial Data Output	Output
S	Chip Select	Input
$\overline{W}$	Write Protect	Input
$\overline{HOLD}$	Hold	Input
V_{CC}	Supply voltage	
V_{SS}	Ground	

Figure 2.   SO connections

M95xxx

$\overline{S}$ ▯ 1   8 ▯ V_{CC}
Q ▯ 2   7 ▯ $\overline{HOLD}$
$\overline{W}$ ▯ 3   6 ▯ C
V_{SS} ▯ 4   5 ▯ D

AI01790D

1. See *Section 11: Package mechanical data* for package dimensions, and how to identify pin-1.

2   Signal description

During all operations, V_{CC} must be held stable and within the specified valid range: V_{CC}(min) to V_{CC}(max).

All of the input and output signals must be held High or Low (according to voltages of V_{IH}, V_{OH}, V_{IL} or V_{OL}, as specified in *Table 11*). These signals are described next.

2.1   Serial Data Output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

2.2   Serial Data Input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

2.3   Serial Clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

2.4   Chip Select ($\overline{S}$)

When this input signal is High, the device is deselected and Serial Data Output (Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select ($\overline{S}$) Low selects the device, placing it in the Active Power mode.

After Power-up, a falling edge on Chip Select ($\overline{S}$) is required prior to the start of any instruction.

2.5   Hold ($\overline{HOLD}$)

The Hold ($\overline{HOLD}$) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select ($\overline{S}$) driven Low.

2.6 Write Protect ($\overline{W}$)

The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).

This pin must be driven either High or Low, and must be stable during all write instructions.

2.7 V_{CC} supply voltage

V_{CC} is the supply voltage.

2.8 V_{SS} ground

V_{SS} is the reference for the V_{CC} supply voltage.

3 Connecting to the SPI bus

These devices are fully compatible with the SPI protocol.

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select ($\overline{S}$) goes Low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.

Figure 3. Bus master and memory devices on the SPI bus

1. The Write Protect ($\overline{W}$) and Hold ($\overline{HOLD}$) signals should be driven, High or Low as appropriate.

Figure 3 shows an example of three memory devices connected to an MCU, on an SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, the other devices are high impedance.

The pull-up resistor R (represented in *Figure 3*) ensures that no device is selected if the Bus Master leaves the $\overline{S}$ line in the high impedance state.

In applications where the Bus Master might enter a state where all inputs/outputs SPI lines are in high impedance at the same time (for example, if the Bus Master is reset during the transmission of an instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled Low (while the $\overline{S}$ line is pulled High). This ensures that $\overline{S}$ and C do not become High at the same time, and so, that the t_{SHCH} requirement is met.

3.1 SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

● CPOL=0, CPHA=0
● CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in *Figure 4*, is the clock polarity when the bus master is in Standby mode and not transferring data:

● C remains at 0 for (CPOL=0, CPHA=0)
● C remains at 1 for (CPOL=1, CPHA=1)

Figure 4. SPI modes supported

4 Operating features

4.1 Supply voltage (V_{CC})

4.1.1 Operating supply voltage V_{CC}

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC}(min), V_{CC}(max)] range must be applied (see *Table 8*.). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_W).

4.1.2 Power-up conditions

When the power supply is turned on, V_{CC} rises continuously from V_{SS} to V_{CC}. During this time, the Chip Select ($\overline{S}$) line is not allowed to float but should follow the V_{CC} voltage, it is therefore recommended to connect the $\overline{S}$ line to V_{CC} via a suitable pull-up resistor.

In addition, the Chip Select ($\overline{S}$) input offers a built-in safety feature, as the $\overline{S}$ input is edge sensitive as well as level sensitive: after power-up, the device does not become selected until a falling edge has first been detected on Chip Select ($\overline{S}$). This ensures that Chip Select ($\overline{S}$) must have been High, prior to going Low to start the first operation.

The V_{CC} rise time must not vary faster than 1 V/µs.

4.1.3 Device reset

In order to prevent inadvertent Write operations during power-up (continuous rise of V_{CC}), a power on reset (POR) circuit is included. At Power-up, the device does not respond to any instruction until V_{CC} has reached the power on reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in *Table 8*).

When V_{CC} has passed the POR threshold, the device is reset and in the following state:

● Standby Power mode
● deselected (at next Power-up, a falling edge is required on Chip Select ($\overline{S}$) before any instructions can be started)
● not in the Hold condition
● Status Register:
    – the Write Enable Latch (WEL) is reset to 0
    – Write In Progress (WIP) is reset to 0. The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous power-down (they are non-volatile bits)

4.1.4 Power-down

At Power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops from the normal operating voltage to below the power on reset threshold voltage, the device stops responding to any instruction sent to it.

During Power-down, the device must be deselected (Chip Select ($\overline{S}$) should be allowed to follow the voltage applied on V_{CC}) and in Standby Power mode (that is there should be no internal Write cycle in progress).

4.2 Active Power and Standby Power modes

When Chip Select ($\overline{S}$) is Low, the device is selected, and in the Active Power mode. The device consumes I_{CC}, as specified in *Table 11*.

When Chip Select ($\overline{S}$) is High, the device is deselected. If a Write cycle is not currently in progress, the device then goes in to the Standby Power mode, and the device consumption drops to I_{CC1}.

4.3 Hold condition

The Hold ($\overline{HOLD}$) signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select ($\overline{S}$) Low.

Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold ($\overline{HOLD}$) signal is driven Low at the same time as Serial Clock (C) already being Low (as shown in *Figure 5*).

The Hold condition ends when the Hold ($\overline{HOLD}$) signal is driven High at the same time as Serial Clock (C) already being Low.

Figure 5 also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being Low.

Figure 5.   Hold condition activation

4.4   Status Register

Figure 6 shows the position of the Status Register in the control logic of the device. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. See *Section 6.3: Read Status Register (RDSR)* for a detailed description of the Status Register bits

4.5   Data protection and protocol control

Non-volatile memory devices can be used in environments that are particularly noisy, and within applications that could experience problems if memory bytes are corrupted. Consequently, the device features the following data protection mechanisms:

●   Write and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.

●   All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:

    –   Power-up

    –   Write Disable (WRDI) instruction completion

    –   Write Status Register (WRSR) instruction completion

    –   Write (WRITE) instruction completion

●   The Block Protect (BP1, BP0) bits in the Status Register allow part of the memory to be configured as read-only.

●   The Write Protect ($\overline{W}$) signal allows the Block Protect (BP1, BP0) bits of the Status Register to be protected.

For any instruction to be accepted, and executed, Chip Select ($\overline{S}$) must be driven High after the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising edge of Serial Clock (C).

Two points need to be noted in the previous sentence:

●   The 'last bit of the instruction' can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).

●   The 'next rising edge of Serial Clock (C)' might (or might not) be the next bus transaction for some other device on the SPI bus.

Table 2.   **Write-protected block size**

Status Register bits		Protected block	Array addresses protected
BP1	**BP0**		
0	0	none	none
0	1	Upper quarter	1 8000h - 1 FFFFh
1	0	Upper half	1 0000h - 1 FFFFh
1	1	Whole memory	0 0000h - 1 FFFFh

5 Memory organization

The memory is organized as shown in *Figure 6*.

Figure 6.   Block diagram

6 Instructions

Each instruction starts with a single-byte code, as summarized in *Table 3*.

If an invalid instruction is sent (one not contained in *Table 3*), the device automatically deselects itself.

Table 3.   Instruction set

Instruction	Description	Instruction format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010

6.1 Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in *Figure 7*, to send this instruction to the device, Chip Select ($\overline{S}$) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select ($\overline{S}$) being driven High.

Figure 7.   Write Enable (WREN) sequence

6.2 Write Disable (WRDI)

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.

As shown in *Figure 8*, to send this instruction to the device, Chip Select ($\overline{S}$) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select ($\overline{S}$) being driven High.

The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

● Power-up
● WRDI instruction execution
● WRSR instruction completion
● WRITE instruction completion.

Figure 8.   Write Disable (WRDI) sequence

6.3 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in *Figure 9*.

The status and control bits of the Status Register are as follows:

6.3.1 WIP bit

The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

6.3.2 WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.

6.3.3 BP1, BP0 bits

The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in *Table 4*) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

6.3.4 SRWD bit

The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect ($\overline{W}$) signal. The Status Register Write Disable (SRWD) bit and Write Protect ($\overline{W}$) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect ($\overline{W}$) is driven Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

Table 4. Status Register format

b7							b0
SRWD	0	0	0	BP1	BP0	WEL	WIP

Status Register Write Protect

Block Protect Bits

Write Enable Latch Bit

Write In Progress Bit

Figure 9.   Read Status Register (RDSR) sequence

6.4 Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select ($\overline{S}$) Low, followed by the instruction code and the data byte on Serial Data Input (D).

The instruction sequence is shown in *Figure 10*.

The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0.

Chip Select ($\overline{S}$) must be driven High after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select ($\overline{S}$) is driven High, the self-timed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

Figure 10. Write Status Register (WRSR) sequence

Table 5.   Protection modes

| $\overline{W}$ Signal	SRWD Bit	Mode	Write Protection of the Status Register	Memory content	
				Protected area[1]	Unprotected area[1]
1	0	Software Protected (SPM)	Status Register is Writable (if the WREN instruction has set the WEL bit) The values in the BP1 and BP0 bits can be changed	Write Protected	Ready to accept Write instructions
0	0				
1	1				
0	1	Hardware Protected (HPM)	Status Register is Hardware write protected The values in the BP1 and BP0 bits cannot be changed	Write Protected	Ready to accept Write instructions

1.   As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in *Table 5*.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in *Table 4*.

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect ($\overline{W}$) signal. The Status Register Write Disable (SRWD) bit and Write Protect ($\overline{W}$) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0) bits are frozen at their current values from just before the start of the execution of Write Status Register (WRSR) instruction. The new, updated, values take effect at the moment of completion of the execution of Write Status Register (WRSR) instruction.

The protection features of the device are summarized in *Table 2*.

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect ($\overline{W}$) is driven High or Low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases need to be considered, depending on the state of Write Protect ($\overline{W}$):

●   If Write Protect ($\overline{W}$) is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction.

●   If Write Protect ($\overline{W}$) is driven Low, it is *not* possible to write to the Status Register *even* if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP1, BP0) bits of the Status Register, are also hardware protected against data modification.

Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered:

●   by setting the Status Register Write Disable (SRWD) bit after driving Write Protect ($\overline{W}$) Low

●   or by driving Write Protect ($\overline{W}$) Low after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Hardware Protected Mode (HPM) once entered is to pull Write Protect ($\overline{W}$) High.

If Write Protect ($\overline{W}$) is permanently tied High, the Hardware Protected Mode (HPM) can never be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

6.5 Read from Memory Array (READ)

As shown in *Figure 11*, to send this instruction to the device, Chip Select ($\overline{S}$) is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).

If Chip Select ($\overline{S}$) continues to be driven Low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip Select ($\overline{S}$) High. The rising edge of the Chip Select ($\overline{S}$) signal can occur at any time during the cycle.

The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.

Figure 11. Read from Memory Array (READ) sequence

1. As shown in *Table 6*, the most significant address bits are Don't Care.

Table 6. Address range bits[1]

M95M01-R	
Address bits	A16-A0

1. Bits A23 to A17 are Don't Care.

6.6 Write to Memory Array (WRITE)

As shown in *Figure 12*, to send this instruction to the device, Chip Select ($\overline{S}$) is first driven Low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D).

The instruction is terminated by driving Chip Select ($\overline{S}$) High at a byte boundary of the input data. In the case of *Figure 12*, this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. The self-timed Write cycle starts, and continues for a period t_{WC} (as specified in *Table 13*), at the end of which the Write in Progress (WIP) bit is reset to 0.

If, though, Chip Select ($\overline{S}$) continues to be driven Low, as shown in *Figure 13*, the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle. The self-timed Write cycle starts, and continues, for a period t_{WC} (as specified in *Table 13*), at the end of which the Write in Progress (WIP) bit is reset to 0.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (The page size is 256 bytes).

The instruction is not accepted, and is not executed, under the following conditions:

● if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)

● if a Write cycle is already in progress

● if the device has not been deselected, by Chip Select ($\overline{S}$) being driven High, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in)

● if the addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.

Figure 12. Byte Write (WRITE) sequence

1. As shown in *Table 6*, the most significant address bits are Don't Care.

Figure 13. Page Write (WRITE) sequence

1. As shown in *Table 6*, the most significant address bits are Don't Care.

7 ECC (error correction code) and write cycling

The M95M01-R device offers an ECC (Error Correction Code) logic which compares each 4-byte word with its associated 6 EEPROM bits of ECC. As a result, if a single bit out of 4 bytes of data happens to be erroneous during a Read operation, the ECC detects it and replaces it by the correct value. The read reliability is therefore much improved by the use of this feature.

Note however that even if a single byte has to be written, 4 bytes are internally modified (plus the ECC bits), that is, the addressed byte is cycled together with the other three bytes making up the word. It is therefore recommended to write by words of 4 bytes in order to benefit from the larger amount of Write cycles.

The M95M01-R device is qualified at 1 million (1 000 000) Write cycles, using a cycling routine that writes to the device by multiples of 4-byte packets.

8 Power-up and delivery state

8.1 Power-up state

After Power-up, the device is in the following state:

● Standby Power mode

● Deselected (after Power-up, a falling edge is required on Chip Select ($\overline{S}$) before any instructions can be started).

● Not in the Hold Condition

● Write Enable Latch (WEL) is reset to 0

● Write In Progress (WIP) is reset to 0

The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous power-down (they are non-volatile bits).

8.2 Initial delivery state

The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.

9   Maximum rating

Stressing the device outside the ratings listed in *Table 7* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 7.   Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T_A	Ambient operating temperature	−40	130	°C
T_{STG}	Storage temperature	−65	150	°C
T_{LEAD}	Lead temperature during soldering	See note [1]		°C
V_O	Output voltage	−0.50	V_{CC}+0.6	V
V_I	Input voltage	−0.50	6.5	V
V_{CC}	Supply voltage	−0.50	6.5	V
V_{ESD}	Electrostatic discharge voltage (Human Body Model)[2]	−4000	4000	V

1. Compliant with JEDEC Std J-STD-020C (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)

10 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8.   Operating conditions

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply voltage	1.8	5.5	V
T_A	Ambient operating temperature	−40	85	°C

Table 9.   AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C_L	Load capacitance	100		pF
	Input rise and fall times		50	ns
	Input pulse voltages	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input and output timing reference voltages	$0.3V_{CC}$ to $0.7V_{CC}$		V

Figure 14.   AC measurement I/O waveform

Table 10.   Capacitance[1]

Symbol	Parameter	Test condition	Min.	Max.	Unit
C_{OUT}	Output capacitance (Q)	$V_{OUT} = 0$ V		8	pF
C_{IN}	Input capacitance (D)	$V_{IN} = 0$ V		8	pF
	Input capacitance (other pins)	$V_{IN} = 0$ V		6	pF

1. Not 100% tested.

Table 11.   DC characteristics

Symbol	Parameter	Test condition	Min	Max	Unit
I_{LI}	Input leakage current	$V_{IN} = V_{SS}$ or V_{CC}		± 2	µA
I_{LO}	Output leakage current	$\overline{S} = V_{CC}$, $V_{OUT} = V_{SS}$ or V_{CC}		± 2	µA
I_{CC}	Supply current (Read)	$C = 0.1V_{CC}/0.9V_{CC}$ at 2 MHz, $V_{CC} = 1.8$ V, Q = open		1.5	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 5 MHz, $V_{CC} = 2.5$ V, Q = open		4	mA
		$C = 0.1V_{CC}/0.9V_{CC}$ at 5 MHz, $V_{CC} = 5$ V, Q = open		5	mA
I_{CC0}[1]	Supply current (Write)	During t_W, $\overline{S} = V_{CC}$,		5	mA
I_{CC1}	Supply current (Standby Power mode)	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC}, 1.8 V $\leq V_{CC} < 2.5$ V		3	µA
		$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC}, 2.5 V $\leq V_{CC} \leq 5.5$ V		5	µA
V_{IL}	Input low voltage	1.8 V $\leq V_{CC} < 2.5$ V	−0.45	0.25 V_{CC}	V
		2.5 V $\leq V_{CC} \leq 5.5$ V	−0.45	0.3 V_{CC}	V
V_{IH}	Input high voltage	1.8 V $\leq V_{CC} < 2.5$ V	0.75 V_{CC}	V_{CC}+1	V
		2.5 V $\leq V_{CC} \leq 5.5$ V	0.7 V_{CC}	V_{CC}+1	V
V_{OL}	Output low voltage	$I_{OL} = 0.15$ mA, $V_{CC} = 1.8$ V		0.3	V
		$V_{CC} = 2.5$ V, $I_{OL} = 1.5$ mA or $V_{CC} = 5$ V, $I_{OL} = 2$ mA		0.4	V
V_{OH}	Output high voltage	$I_{OH} = −0.1$ mA, $V_{CC} = 1.8$ V	0.8 V_{CC}		V
		$V_{CC} = 2.5$ V, $I_{OH} = −0.4$ mA or $V_{CC} = 5$ V, $I_{OH} = −2$ mA			V

1. Characterized value, not tested in production.

Table 12.   **AC characteristics (V$_{CC}$ ≥ 2.5 V)**

Symbol	Alt.	Parameter	Min.	Max.	Unit
		Test conditions specified in *Table 9*			
f$_C$	f$_{SCK}$	Clock frequency	D.C.	5	MHz
t$_{SLCH}$	t$_{CSS1}$	$\overline{S}$ active setup time	60		ns
t$_{SHCH}$	t$_{CSS2}$	$\overline{S}$ not active setup time	60		ns
t$_{SHSL}$	t$_{CS}$	$\overline{S}$ Deselect time	60		ns
t$_{CHSH}$	t$_{CSH}$	$\overline{S}$ active hold time	60		ns
t$_{CHSL}$		$\overline{S}$ not active hold time	60		ns
t$_{CH}$ [1]	t$_{CLH}$	Clock high time	90		ns
t$_{CL}$ [1]	t$_{CLL}$	Clock low time	90		ns
t$_{CLCH}$ [2]	t$_{RC}$	Clock rise time		2	µs
t$_{CHCL}$ [2]	t$_{FC}$	Clock fall time		2	µs
t$_{DVCH}$	t$_{DSU}$	Data in setup time	20		ns
t$_{CHDX}$	t$_{DH}$	Data in hold time	20		ns
t$_{HHCH}$		Clock low hold time after $\overline{HOLD}$ not active	60		ns
t$_{HLCH}$		Clock low hold time after $\overline{HOLD}$ active	60		ns
t$_{CLHL}$		Clock low set-up time before $\overline{HOLD}$ active	0		ns
t$_{CLHH}$		Clock low set-up time before $\overline{HOLD}$ not active	0		ns
t$_{SHQZ}$ [2]	t$_{DIS}$	Output disable time		80	ns
t$_{CLQV}$	t$_V$	Clock low to output valid		80	ns
t$_{CLQX}$	t$_{HO}$	Output hold time	0		ns
t$_{QLQH}$ [2]	t$_{RO}$	Output rise time		80	ns
t$_{QHQL}$ [2]	t$_{FO}$	Output fall time		80	ns
t$_{HHQV}$	t$_{LZ}$	$\overline{HOLD}$ high to output valid		80	ns
t$_{HLQZ}$ [2]	t$_{HZ}$	$\overline{HOLD}$ low to output High-Z		80	ns
t$_W$	t$_{WC}$	Write time		5	ms

1. t$_{CH}$ + t$_{CL}$ must never be less than the shortest possible clock period, 1 / f$_C$(max)

2. Value guaranteed by characterization, not 100% tested in production.

Table 13.   AC characteristics (V$_{CC}$ < 2.5 V)

Symbol	Alt.	Parameter	Min.	Max.	Unit
\multicolumn{6}{c}{**Test conditions specified in *Table 9***}					
f$_C$	f$_{SCK}$	Clock frequency	D.C.	2	MHz
t$_{SLCH}$	t$_{CSS1}$	$\overline{S}$ active setup time	150		ns
t$_{SHCH}$	t$_{CSS2}$	$\overline{S}$ not active setup time	150		ns
t$_{SHSL}$	t$_{CS}$	$\overline{S}$ deselect time	200		ns
t$_{CHSH}$	t$_{CSH}$	$\overline{S}$ active hold time	150		ns
t$_{CHSL}$		$\overline{S}$ not active hold time	150		ns
t$_{CH}$ [1]	t$_{CLH}$	Clock high time	200		ns
t$_{CL}$ [1]	t$_{CLL}$	Clock low time	200		ns
t$_{CLCH}$ [2]	t$_{RC}$	Clock rise time		2	µs
t$_{CHCL}$ [2]	t$_{FC}$	Clock fall time		2	µs
t$_{DVCH}$	t$_{DSU}$	Data in setup time	50		ns
t$_{CHDX}$	t$_{DH}$	Data in hold time	50		ns
t$_{HHCH}$		Clock low hold time after $\overline{HOLD}$ not active	150		ns
t$_{HLCH}$		Clock low hold time after $\overline{HOLD}$ active	150		ns
t$_{CLHL}$		Clock low setup time before $\overline{HOLD}$ active	0		ns
t$_{CLHH}$		Clock low setup time before $\overline{HOLD}$ not active	0		ns
t$_{SHQZ}$ [2]	t$_{DIS}$	Output Disable time		200	ns
t$_{CLQV}$	t$_V$	Clock low to output valid		200	ns
t$_{CLQX}$	t$_{HO}$	Output hold time	0		ns
t$_{QLQH}$ [2]	t$_{RO}$	Output rise time		200	ns
t$_{QHQL}$ [2]	t$_{FO}$	Output fall time		200	ns
t$_{HHQV}$	t$_{LZ}$	$\overline{HOLD}$ high to output valid		200	ns
t$_{HLQZ}$ [2]	t$_{HZ}$	$\overline{HOLD}$ low to output High-Z		200	ns
t$_W$	t$_{WC}$	Write time		5	ms

1.   t$_{CH}$ + t$_{CL}$ must never be less than the shortest possible clock period, 1 / f$_C$(max)

2.   Value guaranteed by characterization, not 100% tested in production.

Figure 15. Serial input timing

AI01447C

**Figure 16. Hold timing**

AI01448B

Figure 17. Output timing

AI01449e

11 Package mechanical data

Figure 18. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline


SO-A

1. Drawing is not to scale.

Table 14. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package mechanical data

Symbol	millimeters			inches[1]		
	Typ	**Min**	**Max**	**Typ**	**Min**	**Max**
A			1.75			0.0689
A1		0.10	0.25		0.0039	0.0098
A2		1.25			0.0492	
b		0.28	0.48		0.0110	0.0189
c		0.17	0.23		0.0067	0.0091
ccc			0.10			0.0039
D	4.90	4.80	5.00	0.1929	0.1890	0.1969
E	6.00	5.80	6.20	0.2362	0.2283	0.2441
E1	3.90	3.80	4.00	0.1535	0.1496	0.1575
e	1.27	–	–	0.0500	-	-
h		0.25	0.50		0.0098	0.0197
k		0°	8°		0°	8°
L		0.40	1.27		0.0157	0.0500
L1	1.04			0.0409		

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 19. SO8W – 8 lead plastic small outline, 208 mils body width, package outline

1. Drawing is not to scale.

Table 15. SO8W – 8 lead plastic small outline, 208 mils body width, package mechanical data

Symbol	millimeters			inches[1]		
	Typ	Min	Max	Typ	Min	Max
A			2.50			0.0984
A1		0.00	0.25		0.0000	0.0098
A2		1.51	2.00		0.0594	0.0787
b	0.40	0.35	0.51	0.0157	0.0138	0.0201
c	0.20	0.10	0.35	0.0079	0.0039	0.0138
CP			0.10			0.0039
D			6.05			0.2382
E		5.02	6.22		0.1976	0.2449
E1		7.62	8.89		0.3000	0.3500
e	1.27	–	–	0.0500	-	-
k		0	10		0°	10°
L		0.50	0.80		0.0197	0.0315
N	8				8	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

12   Part numbering

Table 16.   Ordering information scheme

Example: M95M01   –   R MN   6   T   P

Device type

M95 = SPI serial access EEPROM

Device function

M01 = 1024 Kbits (131 072 × 8)

Operating voltage

R = V_{CC} = 1.8 V to 5.5 V

Package

MN = SO8N (150 mils width)

MW = SO8W (208 mils width)

Device grade

6 = Industrial temperature range, –40 to 85 °C.
Device tested with standard test flow

Option

blank = standard packing

T = tape and reel packing

Plating technology

P or G = ECOPACK® (RoHS compliant)

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

Table 17.   Available M95M01-R products (package, voltage range, temperature grade)

Package	M95M01-R (1.8 V to 5.5 V)
SO8 (MN)	Range 6
SO8wide (MW)	Range 6

13 Revision history

Table 18. Document revision history

Date	Revision	Changes
13-Mar-2007	1	Initial release.
15-May-2007	2	V_{CC} conditions modified in *Table 13: AC characteristics (VCC < 2.5 V)*. Small text changes.
21-Jun-2007	3	The device endurance is specified at more than 1 000 000 (1 million) cycles (corrected *on page 1*).
17-Jul-2007	4	*Schmitt trigger inputs for enhanced noise margin* added to *Features on page 1*. V_{IL} and V_{IH} values modified according to voltage range in *Table 11: DC characteristics*.
24-Jan-2008	5	Document status promoted from preliminary data to full datasheet. I_{CC0} modified in *Table 11: DC characteristics*. In *Section 11: Package mechanical data*, values in inches are converted from mm and rounded to 4 decimal digits. *Table 17: Available M95M01-R products (package, voltage range, temperature grade)* added. Small text changes.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com